

Enhancement-Mode N-Polar GaN MOS-HFET With 5-nm GaN Channel, 510-mS/mm g_m , and 0.66- $\Omega \cdot \text{mm}$ R_{on}

Uttam Singiseti, Man Hoi Wong, James S. Speck, and Umesh K. Mishra

Abstract—We report enhanced dc and small-signal RF performance of enhancement-mode (E-mode) metal–oxide–semiconductor heterojunction field-effect transistors (MOS-HFETs) in N-polar GaN technology with an ultrathin 5-nm GaN channel and graded AlGaIn back-barrier structure with a record on-resistance (R_{on}) of 0.66 $\Omega \cdot \text{mm}$. The device has a maximum drain current (I_d) of 1.15 A/mm, a peak transconductance (g_m) of 510 mS/mm, and a peak current-gain cutoff frequency (f_t) of 122 GHz, with a positive threshold voltage (V_{th}) of 1.6 V. The device shows improved saturation and pinchoff characteristics compared to the previously reported N-polar E-mode HFETs with a maximum $I_{\text{on}}/I_{\text{off}}$ ratio of 2.2×10^5 .

Index Terms—ALD Al_2O_3 , AlGaIn/GaN HEMT, enhancement mode, GaN high- k dielectric, GaN MOS-HFET, lowest R_{on} , N-polar GaN HEMT, self-aligned.

I. INTRODUCTION

USING novel technologies such as InAlN barrier for high aspect ratio, AlGaIn back barrier for increased carrier confinement, regrowth of source/drain regions to reduce contact resistances, and the reduction of source–drain distance to reduce parasitic resistances, the bandwidth of GaN field-effect transistors (FETs) has recently been extended to a current-gain cutoff frequency (f_t) of 260 GHz and a power-gain cutoff frequency (f_{max}) of 400 GHz [1]–[4]. N-polar GaN FETs are being explored because of their potential advantage in scaling due to the confinement provided by the wide bandgap back barrier [5], [6]. Enhancement-mode (E-mode) N-polar GaN FETs with a GaN quantum well channel thickness of 8 nm, which employed self-aligned source/drain regrowth and SiN_x gate dielectrics by high-temperature chemical vapor deposition, have recently been demonstrated that show a peak f_t of 120 GHz at a gate length (L_g) of 70 nm [7]. Despite good RF performance, these devices show poor saturation and pinchoff characteristics because of the drain modulation of the channel electrostatics by

the trap at the negative-polarization (AlN/GaN-buffer) interface [8], as well as the low aspect ratio. In addition, the device shows high source resistance because of surface depletion, and lower mobility ($350 \text{ cm}^2/\text{V} \cdot \text{s}$) in the access regions due to the close proximity of the 2-D electron gas (2DEG) to the surface in the 8-nm GaN channel device as compared to the 20-nm GaN channel device reported in [9]. Further scaling of the gate length to sub-50-nm dimensions would require vertical scaling of the GaN channel thickness to 5 nm and the incorporation of a high- k gate dielectric to achieve a high aspect ratio to reduce short-channel effects, as well as to maintain a positive threshold voltage (V_{th}). The close proximity of the surface to the 2DEG in the ultrascaled 5-nm GaN channel amplifies both the surface depletion and the surface scattering of the 2DEG which increases the parasitic access resistances. This problem becomes critical in the E-mode devices because of the lower modulation doping compared to depletion mode (D-mode) devices to ensure positive V_{th} .

Using a graded AlGaIn back-barrier design to reduce the drain modulation caused by the negative-polarization interface and to improve electron mobility in ultrathin channels, as well as optimizing the regrowth condition to get complete InN coverage to reduce the surface depletion, we report in this letter an E-mode N-polar GaN metal–oxide–semiconductor heterojunction FET (MOS-HFET) with an ultrathin 5-nm GaN channel and an Al_2O_3 gate dielectric by atomic layer deposition (ALD). These devices show greatly improved peak drive current (I_d), peak transconductance (g_m), and peak $I_{\text{on}}/I_{\text{off}}$ ratio of 1.15 A/mm, 510 mS/mm, and 2.2×10^5 , respectively. Devices with an L_g of 115 nm show a peak f_t of 122 GHz and an associated $f_t - L_g$ product of 14 GHz $\cdot \mu\text{m}$. The on-resistance (R_{on}) of 0.66 $\Omega \cdot \text{mm}$ is the lowest reported for E-mode GaN FETs [3], [10], [11].

II. DEVICE STRUCTURE AND FABRICATION

The E-mode N-polar self-aligned device structure and fabrication process are described in detail in [7] and [9]. Fig. 1 shows the band diagrams under the gate and the sidewall access regions. The device structure consists of a 5-nm GaN channel with a 2.5-nm AlN cap layer, a 2-nm AlN back barrier, a 5-nm unintentionally doped (UID) $\text{Al}_{0.40}\text{Ga}_{0.60}\text{N}$ setback layer, a 30-nm graded AlGaIn modulation doping layer ($[\text{Si}] = 6 \times 10^{18} \text{ cm}^{-3}$), and a GaN buffer grown on a C-face SiC substrate by plasma-assisted molecular beam epitaxy (PA-MBE). E-mode operation is achieved due to the depletion

Manuscript received September 18, 2011; accepted September 28, 2011. Date of publication November 7, 2011; date of current version December 23, 2011. This work was supported by the Defense Advanced Research Projects Agency NeXT Program. The review of this letter was arranged by Editor G. Meneghesso.

U. Singiseti, M. H. Wong, and U. K. Mishra are with the Electrical and Computer Engineering Department, University of California, Santa Barbara, CA 93106 USA (e-mail: uttam@ece.ucsb.edu; mh Wong@ece.ucsb.edu; mishra@ece.ucsb.edu).

J. S. Speck is with the Materials Department, University of California, Santa Barbara, CA 93106 USA (e-mail: speck@mrl.ucsb.edu).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2011.2170656




Fig. 1. (a) Simulated band diagram under the gate. The thickness of the grade is 30 nm, and the Si modulation doping in the grade is $6 \times 10^{18} \text{ cm}^{-3}$. There is 5 nm of UID $\text{Al}_{0.40}\text{Ga}_{0.60}\text{N}$ between the modulation doped layer and the AlN back barrier. (b) Simulated band diagram under the SiN_x sidewall access region.




Fig. 2. DC (a) output and (b) input characteristics of the 115-nm gate length device. The foot dimension of the W-gate was verified by SEM.

of the 2DEG by the top AlN layer, surface depletion, and depletion from trapped charges in the gate dielectric [Fig. 1(a)]. Unlike the devices reported in [7] and [9], a graded AlGaIn back barrier is used to reduce the output conductance caused by the negative-polarization interface below the channel [8]. After the MBE growth of the device, 4.5 nm of Al_2O_3 was deposited in an ALD chamber with trimethyl aluminum and H_2O precursors [12]. W/Cr/ SiN_x gates were then fabricated, following the process in [7] and [9]. After the W/Cr/ SiN_x -gate formation, the Al_2O_3 gate dielectric was wet etched in buffered HF for 15 s, which was followed by a selective wet etch of the AlN layer, stopping on the 5-nm GaN channel [7], [9]. Next, 30-nm SiN_x sidewalls were deposited by plasma-enhanced chemical vapor deposition (PECVD), and graded n^{++} InGaIn/InN source/drain regions were formed by PA-MBE regrowth [13]. Removal of the AlN cap layer and deposition of the PECVD SiN_x recover a simulated 2DEG charge density of $1.8 \times 10^{13} \text{ cm}^{-2}$ under the sidewall regions [Fig. 1(b)]. Finally, nonalloyed Ti/Au source/drain ohmic contacts with a source-drain contact spacing of $0.5 \mu\text{m}$ were defined, and the devices were mesa isolated in a Cl_2 base RIE etch.

III. RESULTS AND DISCUSSION

Fig. 2 shows the dc output and input characteristics of a 115-nm gate length FET with a maximum I_d of 1.15 A/mm at $V_{\text{gs}} = 5.5 \text{ V}$ and $V_{\text{ds}} = 4.0 \text{ V}$, and a peak g_m of 510 mS/mm at $V_{\text{gs}} = 2.5 \text{ V}$ and $V_{\text{ds}} = 4.0 \text{ V}$. A positive threshold voltage of 1.6 V is extracted from the linear extrapolation of the I_d - V_g plot. The R_{on} of the device is $0.66 \Omega \cdot \text{mm}$. This is the lowest reported R_{on} value for E-mode GaN FETs on any polarity. The low R_{on} is achieved by increasing the Si doping in the




Fig. 3. SEM images of InN regrowth coverage near the gate for (a) the optimized InN regrowth condition for devices reported in this letter and (b) the unoptimized InN regrowth condition in the previously reported devices [7], [11], showing the difference in InN coverage near the gate.




Fig. 4. (a) Plot of $\log I_{\text{ds}}$ versus V_{gs} and $\log I_g$ versus V_{gs} for drain bias values of 0.5 and 4.0 V, respectively. (b) Breakdown characteristics of the device at $V_{\text{gs}} = 0 \text{ V}$.

InGaIn regrowth to $> 1 \times 10^{20} \text{ cm}^{-3}$ and also by optimizing the regrowth condition which improved the InN coverage near the gate [Fig. 3(a)] compared to the previously reported E-mode devices [Fig. 3(b)] in [7] and [9]. Complete coverage of InN is achieved by using a lower InN regrowth temperature of $450 \text{ }^\circ\text{C}$ to reduce decomposition and increasing the InN growth time. The surface Fermi-level pinning of the InN is within the conduction band and thus reduces the depletion of electrons in the device access regions [13]. A sheet resistance of $490 \Omega/\square$ is measured for the sidewall regions on a process monitor sample with a 2DEG density (n_s) of $1.7 \times 10^{13} \text{ cm}^{-2}$ and a Hall mobility of $750 \text{ cm}^2/\text{V} \cdot \text{s}$. The mobility in the sidewall access regions is higher than that reported in [7] because of reduced dopant and interface scattering [14] in the graded back-barrier devices. The lower sheet resistance in the sidewall access regions compared to the previously reported E-mode devices reduces the contribution of the sidewall access regions to the source resistance. Transmission line measurements on the regrowth region gave a low sheet resistance of $100 \Omega/\square$ for the n^{++} InGaIn/InN regrowth layer and a lateral contact resistance of $5 \Omega \cdot \mu\text{m}$ between Ti and InN.

The pinchoff and the output resistance of the device are significantly better than those of the previously reported E-mode devices [7]. Fig. 4(a) shows that, at $V_{\text{ds}} = 4.0 \text{ V}$, the $I_{\text{on}}(V_{\text{gs}} = 5.0 \text{ V})/I_{\text{off}}(V_{\text{gs}} = 0.0 \text{ V})$ is 1.16×10^4 , while the $I_{\text{on}}/I_{\text{off}}$ is 74 for the devices reported in [7] under similar bias conditions. The three-terminal breakdown of the device [Fig. 4(b)] is 8.6 V at $V_{\text{gs}} = 0 \text{ V}$. Fig. 5 shows the output characteristics of a self-aligned N-polar E-mode device with 10-nm GaN channel and abrupt back barrier similar to the device in [7]. The gate length of the device is 120 nm, which is comparable to the gate length of the device in Fig. 2. The device shown in Fig. 2 with graded back barrier has better saturation and pinchoff characteristics compared to the device in Fig. 5 without graded AlGaIn back barrier. These improvements are due to the reduced effect of the interface trap [8] in the graded back-barrier design compared to




Fig. 5. DC characteristics of 10-nm GaN channel device without graded AlGaN back barrier and unoptimized InN regrowth condition.




Fig. 6. (a) RF gains of the device versus frequency of the device shown in Fig. 2. An f_t of 122 GHz and an f_{max} of 35 GHz are extrapolated. (b) (Bottom x -axis, filled circles) f_t versus gate voltage for $V_{ds} = 4.5$ V and (top x -axis, open circles) f_t versus drain bias for $V_{gs} = 2.5$ V.

the AlN/GaN abrupt junction back-barrier design in Fig. 5 and in [7]. At $V_{ds} = 4.0$, the maximum I_{on}/I_{off} is 2.2×10^5 , the OFF-state leakage limited by the gate leakage at $V_{gs} = -1$ V. Lower subthreshold swing and leakage currents can be achieved by improving the dielectric–semiconductor interface. These devices are fully passivated because of the absences of surfaces near high-field regions of the device and hence do not show any current collapse in 200-ns gate-lag measurement.

Small-signal RF measurement of the device was performed on an Agilent E8361A PNA. The system was first calibrated with LRRM routine on a standard substrate. After on-wafer open-short de-embedding, the extracted current-gain cutoff frequency of the device is 122 GHz [Fig. 6(a)] with an $f_t - L_g$ product of 14 GHz $\cdot \mu\text{m}$ at a gate bias of 2.5 V and a drain bias of 5.5 V. The peak f_t of the device shown in Fig. 5 is 75 GHz. The improvement in $f_t - L_g$ product for the device in Fig. 2 is because of the low source access resistance and higher output resistance, which are the results of the optimized regrowth condition and graded back-barrier design, respectively. Fig. 6(b) shows the variation of f_t with gate bias and drain bias. There is no drop in f_t with increasing drain bias because of the absence of drain delay in the self-aligned structure. The f_{max} of the device is 35 GHz, which is low due to the highly resistive thin W-gate metal. Using a post regrowth top-gate process with low resistivity Au metal would lead to higher f_{max} .

IV. CONCLUSION

In conclusion, we have demonstrated a vertically scaled 5-nm GaN channel E-mode MOS-HFET device with high dc and RF

performance with low R_{on} . Lateral scaling of the same device structure to sub-50-nm dimensions should lead to higher RF performance. Vertical scaling of the gate dielectric by using ZrO_2 and HfO_2 would further reduce the equivalent oxide thickness.

ACKNOWLEDGMENT

A portion of this work was performed in the UCSB Nanofabrication Facility, which is part of the NSF-funded NNIN network. The authors would like to thank A. D. Carter from Prof. Mark Rodwell's group at UCSB for sharing the ALD Al_2O_3 recipe.

REFERENCES

- [1] D. S. Lee, J. W. Chung, H. Wang, X. Gao, S. Guo, P. Fay, and T. Palacios, "245-GHz InAlN/GaN HEMTs with oxygen plasma treatment," *IEEE Electron Device Lett.*, vol. 32, no. 6, pp. 755–757, Jun. 2011.
- [2] H. Sun, A. R. Alt, H. Benedickter, E. Feltn, J.-F. Carlin, M. Gonschorek, N. Grandjean, and C. R. Bolognesi, "205-GHz (Al, In)N/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 31, no. 9, pp. 957–959, Aug. 2010.
- [3] Y. Tang, P. Saunier, R. Wang, A. Ketterson, X. Gao, S. Guo, G. Snider, D. Jena, H. Xing, and P. Fay, "High-performance monolithically-integrated E/D mode InAlN/AlN/GaN HEMTs for mixed-signal applications," in *IEDM Tech. Dig.*, Dec. 6–8, 2010, pp. 30.4.1–30.4.4.
- [4] K. Shinohara, D. Regan, I. Milosavljevic, A. L. Corron, D. F. Brown, P. J. Willadsen, C. Butler, A. Schmitz, S. Kim, V. Lee, A. Ohoka, P. M. Asbeck, and M. Micovic, "Electron velocity enhancement in laterally scaled GaN DH-HEMTs with f_T of 260 GHz," *IEEE Electron Device Lett.*, vol. 32, no. 8, pp. 1074–1076, Aug. 2011.
- [5] Nidhi, S. Dasgupta, D. F. Brown, S. Keller, J. S. Speck, and U. K. Mishra, "N-polar GaN-based highly scaled self-aligned MIS-HEMTs with state-of-the-art $f_T \cdot L_G$ product of 16.8 GHz $\cdot \mu\text{m}$," in *IEDM Tech. Dig.*, Dec. 7–9, 2009, pp. 955–957.
- [6] P. S. Park and S. Rajan, "Simulation of short-channel effects in N- and Ga-polar AlGaN/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 58, no. 3, pp. 704–708, Mar. 2011.
- [7] U. Singiseti, M. H. Wong, S. Dasgupta, J. S. Speck, and U. K. Mishra, "Enhancement-mode N-polar GaN metal-insulator-semiconductor field effect transistors with current gain cutoff frequency of 120 GHz," *Appl. Phys. Express*, vol. 4, no. 2, p. 024 103, Feb. 2011.
- [8] M. H. Wong, U. Singiseti, J. Lu, J. S. Speck, and U. K. Mishra, "Anomalous output conductance in N-polar GaN-based MISHEMTs," in *Proc. Device Res. Conf.*, Santa Barbara, CA, 2011, pp. 211–212.
- [9] U. Singiseti, M. H. Wong, S. Dasgupta, Nidhi, B. Swenson, B. J. Thibeault, J. S. Speck, and U. K. Mishra, "Enhancement-mode N-polar GaN MISFETs with self-aligned source/drain regrowth," *IEEE Electron Device Lett.*, vol. 32, no. 2, pp. 137–139, Feb. 2011.
- [10] A. L. Corron, K. Shinohara, D. Regan, I. Milosavljevic, P. Hashimoto, P. J. Willadsen, A. Schmitz, D. C. Wheeler, C. M. Butler, D. Brown, S. D. Burnham, and M. Micovic, "Enhancement-mode AlN/GaN/AlGaN DHFET with 700 mS/mm g_m and 112 GHz f_T ," *IEEE Electron Device Lett.*, vol. 31, no. 10, pp. 1116–1118, Oct. 2010.
- [11] M. Higashiwaki, T. Mimura, and T. Matsui, "Enhancement-mode AlN/GaN HFETs using Cat-CVD SiN," *IEEE Trans. Electron Devices*, vol. 54, no. 6, pp. 1566–1570, Jun. 2007.
- [12] A. D. Carter, W. J. Mitchell, B. J. Thibeault, J. M. Law, and M. J. W. Rodwell, " Al_2O_3 growth on (100) $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ initiated by cyclic trimethylaluminum and hydrogen plasma exposures," *Appl. Phys. Express*, vol. 4, no. 9, p. 091 102, Sep. 2011.
- [13] S. Dasgupta, Nidhi, D. F. Brown, F. Wu, S. Keller, J. S. Speck, and U. K. Mishra, "Ultra low no alloyed ohmic contact resistance to self aligned N-polar GaN high electron mobility transistors by In(Ga)N regrowth," *Appl. Phys. Lett.*, vol. 96, no. 14, p. 143 504, Apr. 2010.
- [14] U. Singiseti, M. H. Wong, J. S. Speck, and U. K. Mishra, "Interface roughness scattering in ultra-thin GaN channels in N-polar enhancement-mode GaN MISFETs," in *Proc. Int. Symp. Compound Semicond.*, Berlin, Germany, 2011.