

CMOS compatible integrated ferroelectric tunnel junctions (FTJ)

Mohammad Abuwasib^{1*}, Hyungwoo Lee², Chang-Beom Eom², Alexei Gruverman³, Jonathan Bird¹ and Uttam Singisetti¹

¹*Electrical Engineering, University at Buffalo (SUNY), Buffalo*


²*Materials Science and Engineering, University of Wisconsin, Madison*

³*Physics and Astronomy, University of Nebraska, Lincoln*

**mabuwasi@buffalo.edu*


- Introduction and motivation
- Background and previous work
- Integrated FTJ device process
- Device results and discussion
- Conclusion

Evolution of Extended CMOS



Functional scaling of CMOS



- More Than Moore elements
- Beyond CMOS devices
- Non-charge based devices for beyond CMOS



Beyond CMOS devices

- Exploit novel materials properties: spin, magnetic, ferroelectric
- Devices based on ferroelectrics : FE memory, FE FET, FE FTJ
- FE based devices for memory, logic, logic in memory


Tsymbal *et al*, Science **313**(5784): 181-183.



Zhuravlev, M. Y., *et al*. *Physical Review Letters* **94**(24): 246802.

Ferroelectric tunnel junction (FTJ) devices



- Tunnel current modulated by the polarization of FE material
- Large ON/OFF ratio
- Non-volatile state → novel FTJ based circuits



FTJ advantages:

- **Non-destructive readout:** based on measuring the tunneling conductance
- **Good scalability:** tunnel current can be measured for deep sub- μm junction
- **Low read power:** read voltage below V_c



Gruverman, A., et al. (2009). *Nano Letters* **9**(10): 3539-3543.



Non-integrated device using AFM tip as an electrode


- Quick and fast technique to test device structures
- Hard to test scalability and CMOS compatibility
- Hard to do high speed switching tests

FTJ Integration required?



Electronic parameters of LSMO, BTO and Co used are
 $E_{g_LSMO}=1$ eV, $E_{g_BTO}=3.3$ eV, $\chi_{LSMO}=4.8$ eV, $\chi_{BTO}=2.5$
 eV, $\phi_{Co} = 5$ eV.
 $n^+ = 5 \times 10^{19}/cm^3$


Atlas Silvaco simulation





Energy band diagram of LSMO(30nm)-BTO(1.6nm)-Co(5nm) FTJ. $P = \pm 40 \mu C/cm^2$

n -LSMO(30nm)-BTO(1.6nm)-Co(5nm) FTJ simulation:



- FE barrier height (ϕ_b) changes from $P\uparrow$ to $P\downarrow$
- Effective tunnel barrier width (t_b) changes from $P\uparrow$ to $P\downarrow$
- Transmission probability modulated






A fabricated FTJ

- FTJs fabricated with 4 unit cells of BTO
- Minimum device area 3 μm X 3 μm
- Process yield is good
- Devices show switching behavior




3 μm X 3 μm FTJ I-V

- Switching observed in 3 μm X 3 μm to 7 μm X 7 μm diodes
- Read voltage ±0.2V, write voltage ±0.6V ~ Low power operation





5 μm X 5 μm FTJ I-V




5 μm X 5 μm FTJ resistance loop


- Peak $I_{\text{on}}/I_{\text{off}} = 60$ observed in a 5 μm X 5 μm device
- Resistance loop is the fingerprint of FE polarization reversal
- Device switching yield is very poor ($< 10\%$)



- Devices that show switching were misaligned
- Devices with good alignment show insulating behavior





SEM of an FTJ with no switching




I-V of a non-switching device

- Good lithography alignment
- Minimum access length $>5\mu\text{m}$ along X & Y-direction
- large parasitic resistance ($>T\Omega$) on LSMO along X & Y-direction
- Applied voltage dropped across insulating LSMO





CTLM




TLM structure after RIE etch of Co/Au and BTO


- High resistance observed on LSMO layer
- Bad contact with Ti/ LSMO
- Damage due to RIE



- High resistance observed on LSMO layer
- Misaligned device \rightarrow reduced resistance \rightarrow FTJ switching
- Devices with good alignment \rightarrow high resistance




Bare LSMO




After RIE and O₂ plasma

- Pt/Au, Ag, and Ti/Au TLM structure on bare LSMO
- All the metal layers show good ohmic behavior
- LSMO layer exposed to RIE process
- Ti contacts after RIE/O₂ plasma show high resistance

SRO electrode instead of LSMO



Sum-micron FTJ without contact PAD



- Sub-micron anodes fabricated by electron beam lithography
- FTJ characteristics measured by AFM
- Devices show polarization loop

- Integrated FTJ process demonstrated
- FTJ switching in integrated process
- Sub-micron dimension FTJ processed
- Contact degradation of etched LSMO layer
- Need FTJ electrode → SRO
- Integrate FTJ with SRO electrode future

Acknowledgement:
*Semiconductor Research
Corporation (SRC)*

